A hydrogen-terminated diamond (H-diamond) Field effect transistor (FET) with a ferroelectric HfZrO x /Al 2 O 3 stacked gate dielectric was demonstrated for the first time. The HfZrO x (16 nm)/Al 2 O 3 (4 nm) gate dielectric was grown by atomic layer deposition (ALD) at 300 o C. The bowknot-like capacitancevoltage hysteresis and the transfer characteristic curves in clockwise hysteresis loop directly illustrated the ferroelectricity of the device. A memory window as wide as 7.3-9.2 V, the maximum on/off ratio of 10 9 and the subthreshold slope (SS) of about 58 mV/decade was measured for the gate voltage sweeping between 10.0 to -10.0 V in the linear region. A completely normally-off behavior was observed in the saturation region because both threshold voltages (V th 's) for forward and reverse sweeping transfer characteristic curves are negative at a drain voltage of −15 V. It is ascribed to that the polarization state of the HfZrO x dielectric along the channel changes from uniform in the linear region to strongly nonuniform in the saturation region. These results hint that HfZrO x /Al 2 O 3 /H-diamond FETs provide new possibility of diamond normally-off FETs, negative capacitance FETs and non-volatile memory of high density integration.
I. INTRODUCTION
Diamond has many excellent properties from the extremely strong and tight sp 3 bonding, such as wide band gap (5.5 eV), the highest electrical breakdown field (10 MV·cm −1 ), lower dielectric constant (5.7), the high carrier mobility (4500 and 3800 cm 2 ·V −1 ·s −1 for electrons and holes, respectively), high drift velocity (2.7×10 7 and 1.1×10 7 cm·s −1 for electrons and holes, respectively) and the highest thermal conductivity (22 W·cm −1 ·K −1 ) in natural materials, which makes it called the ultimate semiconductor [1] , [2] . The difficulty of doping activation has become an obstacle to the development of high performance diamond devices [3] . Fortunately, the two-dimensional hole gas (2DHG) widely observed at Ferroelectric-gate (Fe) FETs with ferroelectrics used as the gate insulator have attracted great research interests for their potential application in non-volatile memory and negative capacitance (NC) FETs. The memory operation is examined by measuring the transfer curve hysteresis of FeFETs, the maximum width (in voltage) of which defined as the memory window (MW) is one of the most important parameters of FeFETs [16] . While the NCFETs features very small subthreshold slope (SS) and is very promising to realize nextgeneration ultra-low-power-consumption circuits. Recently, the hafnium zirconium oxide (HfZrO x ) films have been used to fabricate ferroelectric memories and NCFETs [17] - [20] , and those grown by atomic layer deposition (ALD) at 300 • without post-annealing also demonstrated strong ferroelectric properties [21] . Compared with traditional ferroelectrics such as Pb(Zr,Ti)O 3 (PZT) [22] , SrBi 2 Ta 2 O 9 (SBT) [23] and polymer poly (vinylidene fluoride-trifluoroethylene) (P[VDF-TrFE]) [24] , the HfZrO x ferroelectric material overcomes the disadvantages of them such as difficult integration and the requirement of high temperature annealing, high operating voltage and large thickness [25] .
Diamond FeFETs can be developed due to the increasing requirement for harsh environment electronics [2] . Recently, the first H-diamond FeFETs with VDF-TrFE gate insulator have been reported. The large MW and 50 mA/mm saturation drain current with 5 µm gate length have been achieved. Meanwhile normally-off mode operation was realized in the forward sweeping transfer curve with the drainsource voltage (V DS ) in the linear region [26] . We expect that the application of annealing-free HfZrO x gate insulator in H-diamond FET could open a new window for H-diamond FeFETs, which would benefit the development of diamond normally-off FETs, NCFETs and non-volatile memory of high density integration. In this paper, we report the fabrication of an H-diamond FET with a 16 nm HfZrO x and a 4 nm Al 2 O 3 gate dielectric deposited by ALD technique. The electrical properties of the fabricated FET are investigated.
II. DEVICE FABRICATION AND MEASUREMENT
The device fabrication processes of H-diamond metalferroelectric-insulator-semiconductor (MFIS) FET are shown in Fig. 1 . The 250-µm-thick 10 mm × 10 mm polycrystalline diamond plate (TM200 of Element Six Corp.) was used to fabricate the MFISFET. Though single crystal diamond is more suitable for electronic devices fabrication due to no grain boundary and high purity, polycrystalline diamond is used in this work because of large size and high crystalline quality of grains. The average grain size is about 80-100 µm as shown by optical microscope and scanning electron microscope observation. In order to get the hydrogen terminated surface, the sample was treated by hydrogen plasma in the microwave plasma chemical vapor deposition chamber for 15 min. The gas flow, pressure, temperature and microwave power are 700 sccm, 100 mbar, 850 • and 2 kW, respectively [ Fig. 1(a) ]. The sheet resistance of H-diamond is extracted as 22.2 k /sq by using circular transmission line model [27] . Then the Au metal film with a thickness of 100 nm was formed by electron beam evaporation on the H-diamond surface, which can provide ohmic contact and protect the surface [ Fig. 1(b) ]. After the first lithography and wet etching the gold layer by the KI/I 2 solution, the exposed diamond surface was treated by oxygen plasma to form highly resistive oxygen-terminated diamond as the device isolation region. Then the gold layer between the source and the drain electrodes was removed and 4 nm Al 2 O 3 and 16 nm HfZrO x films were sequentially deposited on the H-diamond surface using an ALD system at 300 o C [ Fig capacitors were measured by using Keithley 4200 semiconductor parameter analyzer at room temperature.
III. RESULTS AND DISCUSSION
The leakage current property of the HfZrO x /Al 2 O 3 gate dielectric was measured on the gate-source diode of the H-diamond MFISFET. As shown in Fig. 2(a) , the leakage current density (J GS ) lies below 2.5 ×10 −5 A/cm 2 in -4 V< V GS < 10 V and increases to 7.1 ×10 −5 A/cm 2 at V GS = −10 V. This leakage current is at the same level with that of the reported annealing-free HfZrO x (30 nm)/Al 2 O 3 (8 nm) stacked dielectrics [21] . It indicates that the HfZrO x /Al 2 O 3 gate dielectrics deposited on the H-diamond surface is of high
, which indicates that the leakage mechanism is governed by direct tunneling at high electrical field [28] . The use of HfZrO x /Al 2 O 3 stacked gate dielectrics is helpful to obtain good ferroelectric effect for H-diamond MFIS-FET. The valence band offsets of 2.9 -3.9 eV reported on the Al 2 O 3 /H-diamond interface [29] can serve as a large barrier height and suppress gate current injection, and low fixed and trapped charge densities was also reported for this interface [30] . The thickness of 4 nm Al 2 O 3 is an optimized value according to the characteristics of leakage current, breakdown and ferroelectric polarization effect, and the optimization work will be published elsewhere. Figure 3 (a) shows the P-V hysteresis loops of the MFM capacitor with different sweep voltages. The schematic of the MFM capacitor is showed on the inset in Fig. 3(a) . As shown in the figure, the hysteresis loops from a sub-loop behavior to a well saturated loop is observed when the sweep voltage range is increased from 3 to 9 V. The remnant polarization (2P r ) and the coercive voltage (2V c ) at the sweep voltage range of 8 V are 6.62 µC/cm 2 and 9.48 V, respectively. However, due to the lack of high temperature annealing process, the (2P r ) data of our HfZrO x grown at 300 • is close to that of 300 • grown HfZrO x reported in [21] but less than that of those grown at 450-550 • [20] , [31] . Considering the voltage distribution characteristics of series capacitors, the film stack of HfZrO x /Al 2 O 3 requires higher V c to achieve hysteresis loop.
The C-V characteristics of the MFM capacitors with different sweep voltage range have shown typical bowknot feature ( Fig. 3(b) ), and exhibit an obvious ferroelectric behavior. Those peaks values of the C-V curves are directly related to polarization inversion, which are located in vicinity of the coercive voltage, and similar to the P-V hysteresis. Based on the above measurement results, the ferroelectricity of film stack of HfZrO x /Al 2 O 3 was confirmed.
The C-V hysteresis of the same HfZrO x /Al 2 O 3 /H-diamond diode is measured at different frequencies with the gate bias swept from positive to negative and then the opposite direction ( Fig. 3(c) ). Fundamentally obvious accumulation and depletion of the holes at H-diamond surface are observed for both forward and reverse sweeping curves. Meanwhile a bowknot-like hysteresis appears at all frequencies as a direct evidence of the ferroelectricity of the HfZrO x /Al 2 O 3 / H-diamond MFISFET. The capacitance at the intersection point of the C-V curve (C i ) at near zero bias is 0.777 µF/cm 2 . According to the permittivity (ε Al2O3 = 7.8) and thickness (4 nm) of ALD-Al 2 O 3 grown at 300 o C [32] , the permittivity of HfZrO x (16 nm) corresponding to C i is over 25.6. It conforms to the values reported in [33] . Specifically, all C-V curves have a peak when the gate bias sweeps from positive to negative, which is associated with polarization inversion. This situation is similar to that of MFM capacitor in Fig.3(b) . The peak value of capacitance in Fig. 3(c) is also very close to that in Fig. 3(b are shown in Fig. 4(a) . A high on/off ratio larger than 1 × 10 9 is obtained. All I D -V GS curves under different maximum sweeping voltages from 5 -10 V show a clockwise ferroelectric hysteresis loop. In the FET devices with a ferroelectric gate dielectric and a low density of dielectric/semiconductor interface state, a higher current will appear in the reverse I D -V GS sweeping curve compared with the forward sweeping curve, and it is due to the ferroelectric polarization switching. However, the different polarity of the carriers in the channel will lead to different loop direction of the I-V hysteresis, i.e., either the clockwise hysteresis loop on p-type channel [17] , [18] or the anticlockwise hysteresis loop on n-type channel [34] , [35] . The MW estimated by the width of the hysteresis loop [19] is about 7.3 V at maximum sweeping V GS of 10 V, which is dependent on the coercive field (E c ) of ferroelectric oxide and the gate voltage range used in measuring the transfer characteristics [36] . With the decrease of sweeping voltage range of V GS , the MW width decreases, and the reverse I D -V GS curves get gradually closer to the normally-off forward I D -V GS curves. When the sweep voltage range of V GS is 5 V, MW shrinks to almost 0 V. As our maximum |V GS | of 10 V is much higher than 3 V used for HfZrO x FeFETs, our MW is also larger than usually reported < 2 V [17]- [19] , [21] .
The subthreshold slope (SS) of forward and reverse I D -V GS curves is about 102 mV/decade and 58 mV/decade, respectively. The latter is less than the theoretical limit of 60 mV/decade of MISFETs, and this demonstrates the typical NC characteristic [37] . For NC FETs with hysteresis, SS of the reverse I D -V GS curve smaller than that of the forward one was widely observed [17] , [18] , [38] . In order to reach SS value of sub-60 mV/decade, the most important is to realize the matching between ferroelectric capacitance (|C Fe | in NC region) and series capacitance of semiconductor and insulating layer (C MIS ) for MFISFET structure. The condition to be satisfied is that the |C Fe | must be greater than C MIS , and C MIS should be as close as possible to |C Fe | [35] . The device exhibited the asymmetrical SS performance due to the better matching between |C Fe | and C MIS during the reverse sweeping [17] , and the SS value (58 mV/decade) is better than that of the forward sweeping. The SS values (sub-60 mV/decade) was usually observed only over a limited range of gate biases, which has been attributed to difficulties in maintaining capacitance matching over the entire subthreshold region as well as in the ON state. Therefore, in our opinion, it is difficult to modulate SS values by gate sweep voltage because the semiconductor capacitance varies greatly from depletion to accumulation [37] .
The threshold voltage (V th ) of -5.0 V and 2.3 V are obtained for the forward sweeping and reverse sweeping curves, respectively. Here V th is determined by the intercept of the tangent at the maximum slope point in the I D -V GS curve on the V GS axis (Fig. 4 (b)&(c) ). The forward sweeping transconductance (g m ) curve is similar to the reverse one in both the magnitude, and the position (relative to V th ), and the shape of peak, which reflects the uniform switching of all the polarized domains in the HfZrO x ferroelectric dielectric at the very low V DS of 0.1 V.
The continuous I D -V GS sweep of 50 cycles for the MFIS-FET was measured to confirm the reliability of ferroelectric switches ( Fig. 4(d) ). The MW width gradually increases with the increase of the number of cycles, and finally stabilizes at 9.2 V. The similar behavior was also observed in [39] , which is attribute to the wake-up phenomenon for ferroelectric material. The MW width is almost as wide as 2V c of the ferroelectric MFM capacitor. With the increase of number of cycles, V th widens as similar to the variation of MW. Therefore, a V th as wide as MW is obtained.
The linear mobility (µ) of the device was calculated to be about 18.7 cm 2 V −1 s −1 according to the following equation,
where g m _ m is the maximum transconductance of the MFIS-FET device at V DS = −0.1 V. If the 2DHG sheet density is roughly estimated by C i (V GS -V th ) as 8.74× 10 12 cm −2 , where V GS is the position of g m _ m point, a sheet resistance of about 38 k /sq at this gate voltage can be estimated. Based on this quite large sheet resistance, the device performance in the saturation region was measured with V DS as large as -15 V. The output characteristics ( Fig. 5 (a) ) show that the H-diamond MFISFET works in enhancementmode. A maximum saturation drain current of approximately -51 mA/mm and an on-resistance (R on ) of 175.1 ·mm are delivered at V GS = −7.0 V. Compared with the reported normally-off H-diamond MOSFETs with a gate length of about 4 µm and the gate dielectric of HfO 2 [9] , and Y 2 O 3 [12] and LaAlO 3 /Al 2 O 3 [13] , TiO 2 /Al 2 O 3 [14] and thermally oxidized alumina previously reported by ourselves [15] , the Hdiamond MFISFET in this work shows acceptable R ON and quite high output drain current. Table 1 showed the direct current (DC) performance of the reported polycrystalline diamond FETs and our work. The Al 2 O 3 gate dielectric was widely studied for polycrystalline diamond FETs fabrication. Our work shows comparable DC performance with other results. Different from the reported polycrystalline diamond FETs, our samples also showed normally-off and MW properties due to the ferroelectric gate dielectric of HfZrO x .
Meanwhile, the negative differential resistance (NDR) phenomenon, a typical characteristic of NCFETs [47] - [49] , was also observed in the I D -V DS curve at V GS = −7.0 V. The NDR effect in this device is attributed to the negative capacitance property of the ferroelectric HfZrO x [50] . During the measurement of output characteristics with fixed V GS , the gate charge reduces with increasing V DS due to drain-tochannel coupling capacitance. Therefore, the voltage drop of HfZrO x layer increases due to the negative capacitance, and leads to the reduced internal gate voltage at between HfZrO x and Al 2 O 3 layers and the further reduced gate charge. This positive feedback suppresses the channel charge and reduces the output current, i.e. causing NDR. Meanwhile, NDR was observed at a larger V GS rather than a lower V GS because ferroelectric negative capacitance had a better match with the positive capacitance of Al 2 O 3 /semiconductor MOS structure at a larger V GS [51] .
The transfer characteristics at V DS = −15 V ( Fig. 5(b) ) also show clockwise ferroelectric hysteresis loop. However, compared with Fig. 4(a) , the hysteresis window in the saturation region becomes smaller than that in the linear region and shrinks all along towards V th . The V th data for forward and reverse sweeping curves are determined to be -1.58 V and -0.02 V by the (-I D ) 1/2 vs. (V GS -V TH ) curves. Meanwhile, both g m _ m data of 7.5 mS/mm (forward) and 11.3 mS/mm (reverse) appear at the same V GS of about -5.9 V. The possible reason for this change of the hysteresis shape is that a large V DS leads to big difference in V GS and V GD , and so there would be an along-channel distribution of orientation and strength of the ferroelectric polarization in the HfZrO x dielectric rather than the uniform polarization distribution appeared in the linear region. As a result, when the non-uniformity of the polarization under the gate grows with V GS sweeping towards V th in the reverse sweep the hysteresis window shrinks and a larger g m _ m appears. The on/off current ratio at V DS of -15 V also reaches about eight orders of magnitude, and the off-state current is determined by the gate leakage current at deep depletion (not shown here).
IV. CONCLUSION
An H-diamond FET with 300 o C-ALD-grown HfZrO x /Al 2 O 3 ferroelectric gate dielectrics was fabricated for the first time.
The HfZrO x /Al 2 O 3 /H-diamond gate-source diode exhibits a gate leakage current density smaller than 7.1 × 10 −5 A/cm 2 and a bowknot-like capacitance-voltage hysteresis in the V GS range between 10.0 to -10.0 V. The continuous I D -V GS sweep of 50 cycles in the same V GS range at V DS = 0.1 V are in a clockwise hysteresis loop with a memory window of 7.3-9.2 V and the maximum on/off ratio of 10 9 . The minimum SS of about 58 mV/decade and the NDR phenomenon observed in the I D -V DS curve at V GS = −7.0 V was attributed to the negative capacitance characteristics brought by the HfZrO x ferroelectric gate. The V th data for forward (-5 to -3.2 V) and reverse (2.3 to 6.0 V) sweeping transfer characteristic curves at V DS = 0.1 V, or a V th as wide as MW, reflects the uniform polarization state in the whole HfZrO x dielectric. While at V DS = −15 V, the I D -V GS hysteresis loop reshapes and the V th data shift to -1.58 V and -0.02 V, and so a completely normally-off behavior appears in the saturation region. It is ascribed to that the polarization state of the HfZrO x dielectric along the channel turns to strongly nonuniform due to the large difference in V GS and V GD . These results indicate that HfZrO x /Al 2 O 3 /H-diamond MFISFET has potential prospect in diamond normally-off FETs, negative capacitance FETs and harsh environment memory applications with the advantage of high density integration, and deserves further study. QI HE received the B.Eng. degree from Xidian University, Xi'an, China, where he is currently pursuing the Ph.D. degree with the School of Microelectronics. His current research interest includes diamond semiconductor materials and devices.
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